










PRELIMINARY AND SUBJECT TO CHANGE


TABLE OF CONTENTS

SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	TOC	26	SMALL RAIL REGULATORS
2	NAV110 PCIe Interface	27	NAV110 DECAPS
3	NAV110 GPIOs	28	NAV110 POWER
4	NAV110 XTAL	29	NAV110 GND
5	NAV110 MEM CHAB	30	POWER MANAGEMENT
6	NAV110 MEM CHCD	31	SV12 & BAMACO
7	NAV110 MEM CHEF	32	MECHANICAL & THERMAL
8	NAV110 MEM CHGH	33	DEBUG
9	GDDR6 MEM CHAB	34	BLOCK DIAGRAM
10	GDDR6 MEM CHCD	35	REVISION HISTORY
11	GDDR6 MEM CHEF		
12	GDDR6 MEM CHGH		
13	NAV110 TMDPA - DP		
14	NAV110 TMDPC - HDMI		
15	NAV110 TMDPEF - DP DP		
16	GFX & SOC CONTROLLER		
17	VDDCR_GFX PHASES 2 and 5		
18	VDDCR_GFX PHASES 1 and 4		
19	VDDCR_GFX PHASES 3 and 7		
20	VDDCR_GFX PHASES 6 and VDDCR_SOC		
21	MVDD_VDDCI CONTROLLER		
22	REG MVDD		
23	REG VDDCI		
24	REG 0.75V		
25	REG 1.8V		

+12V_BUS





SYMBOL LEGEND	
DN	DO NOT INSTALL
3 W #	ACTIVE LOW
BUO	BRING UP ONLY
	DIGITAL GROUND
	ANALOG GROUND




Note: Internal PUPD at GPIO pad is ~40k strength in 14nm design spec

User	Internal Default Value	Definition
BIF	STRAP_BIF_GEN4_DIS_A	0: PCH GEN 4 supported 1: PCH GEN 4 not supported
	PINSTRAP_BIF_CLK_PM_EN	0: CLUSTER power management capability is disabled 1: CLUSTER power management capability is enabled
	PINSTRAP_BIF_LC_TX_SWING	
	PINSTRAP_BIF_VGA_DIS	0: VGA controller capacity enabled 1: The device won't be recognized as the system's VGA controller
DCE	PINSTRAP_AUD_PORT_CONN[2:0]	Number of audio-capable display outputs 4: 4 endpoints connected 5: 5 endpoints connected 6: 6 endpoints connected 7: 7 endpoints connected
	PINSTRAP_AUD[1:0]	1: Audio for DisplayPort only 2: Audio for DisplayPort and HDMI if strength is detected 3: Audio for DisplayPort and other HDMI
Platform		
SMU		








PRELIMINARY AND SUBJECT TO CHANGE




PRELIMINARY AND SUBJECT TO CHANGE











PRELIMINARY AND SUBJECT TO CHANGE




NAVI10 TMDP C/D




(9) NAVI10 TMDP E/F




PRELIMINARY AND SUBJECT TO CHANGE





PRELIMINARY AND SUBJECT TO CHANGE





PRELIMINARY AND SUBJECT TO CHANGE





























SVC/SVD need to pull high during MACO mode











RADEON Lightbar header




Debug





5V_LED




MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2019090501 RMA工程課
石阿鋒 (00068760)







AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA 201203				<div>CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC.</div> <div>2018 Advanced Micro Devices</div> <div>This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding the accuracy and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.</div>	
SHEET:	NAVI10 MEM CHGH				
DATE:	Mon Apr 15 05:57:38 2019		REV:	1.00	
SHEET NUMBER:	8		OF	35	
DOCUMENT NUMBER:	105_D1900a_00A				
NOTES:	NOTE				
			TITLE: NAVI10 G6X16Mode DP DP HDMI DP		